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ABSTRACT: In this work, we demonstrate a dual-gated (DG) MoS2 field effect transistors (FETs) in 
which the degraded switching performance of multilayer MoS2 can be compensated by the DG 
structure. It produces large current density (>100 μA/μm for a monolayer), steep subthreshold swing 
(SS) (~100 mV/dec for 5 nm thickness), and high on/off current ratio (greater than 107 for 10 nm 
thickness). Such DG structure not only improves electrostatic control but also provides an extra degree 
of freedom for manipulating the threshold voltage (VTH) and SS by separately tuning the top and back 
gate voltages, which are demonstrated in a logic inverter. Dynamic random access memory (DRAM) 
has a short retention time because of large OFF-state current in the Si MOSFET. Based on our DG 
MoS2-FETs, and a DRAM unit cell with a long retention time of 1260 ms are realized. A large-scale 
isolated MoS2 DG-FETs based on CVD-synthesized continuous films is also demonstrated, which 
shows potential applications for future wafer-scale digital and low-power electronics. 
 
1. INTRODUCTION 
Recently, two-dimensional layered transition metal dichalcogenides (TMDs) have attracted 
significant fundamental research attention1-2 and MoS2 is one prominent representative. 3 Unlike 
graphene, which lacks a bandgap, MoS2 has a direct gap of 1.8 eV 3-4 for a monolayer, producing high 
on/off current ratio (ION/IOFF >108) 5-6 and outstanding optoelectronic properties. 7 As a channel material 
for field-effect transistors (FETs), the ultra-thin body also helps suppress short channel effects (SCE), 
8 and the lower dielectric constant of MoS2 (
2o
6.8 ~ 7.1M S  ) compared to that of Si ( =11.9Si ) can 
further suppress SCE as the characteristic length 0.5L  .9 Bilayer (BL) or multilayer (ML) MoS2 are 
also promising due to their smaller bandgap and higher mobility, yielding larger driving current.10-12 
Therefore, tuning the thickness of MoS2 provides greater flexibility for use in various applications, 
  
including high speed transistors, 13 nonvolatile memory,14-15 ultrasensitive photodetector,7, 16-17 and 
integrated circuits.18-19 However, FETs based on BL or ML-MoS2 suffer from degradation of a larger 
subthreshold swing (SS) and a lower ION/IOFF value 5 due to increased OFF-state current. It is mainly 
attributed to the single gate structure and the lack of doping strategies to form p-n junctions at the 
source and drain regions. The increasing OFF-state current also limits its application in low power 
devices and dynamic memories. On the other hand, as the device size keeps shrinking, manipulating 
and separating the threshold voltage (VTH) becomes increasingly difficult due to issues surrounding the 
ever-challenging doping and gate deposition processes. 20 
Using a dual-gated (DG) transistor structure is a natural solution, similar to that in Fin-FET 
technology,21-22 as it provides better electrostatic control over the channel region and is easier to 
fabricate in 2D-TMDs. DG-FETs also allow both gates to be tuned separately, thus providing an 
additional degree of freedom for separating and fine-tuning VTH in each circuit block. Furthermore, a 
local DG structure takes this advantage to its extreme and provides control over VTH in every single 
FET in the circuit. For 2D-TMDs, most previously studied devices include a high-k dielectric layer top 
gate (TG) structure with a global back gate (BG).23-24 The TG dielectric is typically a thin layer (~30 
nm) of high-k HfO2,5, 25-26 while the BG is often a 300 nm thick SiO2 layer.6, 27 Recently, Liu et al.28 
fabricated a small footprint DG MoS2 FET by global BG and local TG with Al2O3/HfO2 as BG 
dielectric and 10 nm BN as TG dielectric. Such a combination of a global BG and local TG can 
naturally form a DG structure, and the process for fabricating the device is fairly straightforward. A 
summary of exfoliated MoS2 DG-FETs in the literature is seen in table S1. However, such an 
asymmetric device structure does not retain the advantages of a DG-FET; when the BG and TG are 
both active with similarly applied voltages, the channel is primarily controlled by the TG because the 
  
BG has much lower dielectric capacitance. It is also difficult to integrate it in large-scale circuits as the 
BG is global and cannot be controlled separately for a single FET.  
In this study, a DG architecture with symmetric BG and TG is developed for MoS2 FETs. 
Compared to typical single gated (SG) MoS2 FETs, such a DG structure provides independent gate 
control for both local BG and TG, and a high-k dielectric is used in both gates. VTH and SS can be 
modulated by tuning the BG and TG separately, providing an excellent channel current (ID) modulation 
when the BG and TG are electrically connected, similar to the Fin-FET or gate-all-around (GAA) 
techniques. We then take advantage of the DG structure in a MoS2 FET to operate a logic inverter in 
different working modes. A one transistor one capacitor (1T1C) dynamic random access memory 
(DRAM) unit cell with ultra-long retention time is also presented herein. Finally, we illustrate a 
practical application, where a die with isolated 81 MoS2 DG-FETs based on a CVD-synthesized MoS2 
continuous film is fabricated. Such device architecture can be extended to other TMDs and 2D layered 
materials, thus providing a new paradigm for this class of devices. 
2. RESULTS AND DISCUSSION  
Figure 1a shows a cross-sectional schematic of MoS2 DG-FET, where the source/drain electrodes 
form top contacts with an exfoliated MoS2 sheet. The channel length L is 2~4 m and a small intentional 
overlap between the source/drain and two gate electrodes was designed to provide thorough channel 
control. A detailed device fabrication procedure is described in the Methods section and 
Supplementary Figure S1 and S2. Figure 1b shows an optical microscope image of the as-fabricated 
monolayer MoS2 DG-FET. Both BG and TG structures include a high-k dielectric layer (15 nm thick 
HfO2) deposited using ALD at 180°C. Unlike the gate-first technique in the BG configuration,
29 the 
  
TG requires a 2-nm-thick Y2O3 seeding layer to ensure uniform deposition of HfO2. The cross-
sectional transmission electron microscopic (TEM) of a MoS2 DG-FET is presented in Figure S3, 
which exhibits a uniform and compact interface between MoS2 and HfO2 with symmetric DG structure.  
 
 
Figure 1. (a) Three-dimensional schematic of a MoS2 DG-FET. (b) Optical image of an as-fabricated 
monolayer MoS2 DG-FET. The scale bar is 10 μm. (c-d) Capacitance-voltage curves (below) and 
measurement connection (above) in the TG- and BG modes. (e) ID-VD output curves with forward and 
backward sweep for various applied VBG (left), VTG (middle), and VDG (right) values (all range from 
−3 to +4 V with 1 V increments). The thickness of MoS2 is nearly 1 nm. (f) ID-VG transfer curves by 
forward and backward sweeping VBG, VTG, and VDG with VD=0.1 V. (g) SS extracted from the BG (black 
hollow squares), TG (red hollow circles), and DG (blue solid circles) transfer curves for MoS2 with 
different thicknesses. The dashed line is 60 mV/dec and the blue line is the fitting result. (h) 
Dependence of ION/IOFF in DG-FETs on the thickness of MoS2. 
 
We further perform C-V measurements to evaluate the quality of the two resulting interfaces between 
HfO2 and MoS2 sheet and measure the gate oxide capacitance, as shown in Figure 1c and 1d. During 
the measurement, the source and drain electrodes are grounded, while a voltage bias is applied to the 
  
TG (BG). High-frequency C–V curves at 1 MHz show a clear transition from accumulation to depletion, 
similar to that observed in a typical n-type MOS capacitor. Moderate hysteresis and low leakage 
current (below 10 fA) are observed in ambient conditions, illustrating the high quality of the dielectric 
layer. Moreover, in a typical MoS2 FET structure, two different capacitances are considered in series: 
the capacitance of the gate oxide HfO2 (𝐶𝑜𝑥) and the capacitance of the depleted MoS2 channel (𝐶𝑀𝑜𝑆2). 
An equivalent circuit is shown in the inset of Figure 1c and d. The effective oxide capacitance for both 
BG and TG can be extracted from C-V curves as follows. The total capacitance is 
1
𝐶𝑡𝑜𝑡𝑎𝑙
≈
1
𝐶𝑜𝑥
+
1
𝐶𝑀𝑜𝑆2
, 
hence the MoS2 channel is under accumulation mode when a positive gate voltage is applied, resulting 
in 𝐶𝑡𝑜𝑡𝑎𝑙 ≈ 𝐶𝑜𝑥. Thus, 𝐶𝑜𝑥 of the HfO2 dielectric can be extracted. The gate capacitance of the TG is 
estimated to be 1.1 pF, which is slightly lower than that of the BG (1.55 pF), partially due to the extra 
Y2O3 seeding layer. These measured results correspond to the calculated result of TG (1.0 pF) and BG 
(1.59 pF) capacitance. (see Figure S4 for details)  
Our MoS2 DG-FET can operate in three modes, 1) TG mode which sweeps VTG with fixed VBG. 2) 
BG mode which sweeps VBG with fixed VTG, and 2) DG mode which sweeps TG and BG voltages 
simultaneously. Figure 1e shows the drain current ID as a function of drain voltage VD for a MoS2 DG-
FET biased with various VBG, VTG, and VDG values. These output characteristics for the BG and TG 
show typical n-MOSFET behavior, with an ON-state saturation current ID = 75 A/m and 36 A/m 
for the BG and TG modes, respectively. The BG mode exhibits a slightly stronger current modulation 
capability than that of TG mode, which can be attributed to the extra seeding layer and larger contact 
resistance (Rc) in the TG mode. The DG mode exhibits even stronger electrostatic control than either 
the BG or TG mode when driven with the same gate voltage, reaching up to 130 μA/μm. Figure 1f 
represents transfer curves for the same device. Compared to the device with single BG or TG gating, 
  
a steeper switching can be observed under the DG mode, with SS approaching the thermionic limit of 
60 mV/dec. Figure 1g shows SS as a function of thickness for a batch of DG devices with different 
thicknesses. The thickness was measured using atomic force microscopy (AFM) and Raman 
spectroscopy (see Supplementary Figure S5 and S6). These results illustrate the level of electrostatic 
control one can exert over the channel in the DG architecture; the SS values under the DG mode are 
all smaller than those measured in the SG (TG or BG) situation. The SS is less than 100 mV/dec when 
the MoS2 thickness is smaller than 5 nm. More surprisingly, SS ~ 150 mV/dec is achieved by the DG-
mode for a 10 nm thick MoS2 device. Under such thickness, it is normally difficult to gate a MoS2 FET 
with a single gate (see Supplementary Figure S7), and this is comparable to that achieved in an SG 1L-
MoS2 FET. Figure 1h shows that thinner MoS2 FETs have higher ION/IOFF values, and ION/IOFF can also 
be improved under the DG mode for MoS2 films with various thicknesses.  
To further investigate the gate modulation mechanism in the DG architecture, ID as functions of 
both VTG and VBG is displayed in a 2D diagram shown in Figure 2a. When VTG = −4 to 0 V, it shows 
parallel diagonal contours with a constant current (tangent slope≈1), indicating that both gates provide 
similar modulation capability, thanks to the symmetric gate stack (CBG/CTG≈1). Meanwhile, when VTG 
= 0 to 4 V, the contours are nearly vertical, indicating that ID is now mainly modulated by the BG. 
This intriguing phenomenon can be attributed to the imperfect symmetric device architecture (e.g., 
top-contacted electrodes), where VTG only modulates the channel region while VBG acts on the contact 
and the channel region26, 30. This will be explained in further detail later. 
 
 
  
 
Figure 2. Electrical characteristics of a monolayer MoS2 DG-FET. (a) 2D mapping of ID as functions 
of VTG and VBG at a constant VD = 0.1 V. (b) BG Transfer characteristics with VTG ranging from −4 to 
2 V in 1 V increments. (c) TG transfer characteristics with VBG ranging from −4 to 0 V in 0.5 V 
increments. (d) The extracted µFE (black symbols) and SS (red symbols) operated under the two modes. 
Square symbols are extracted from curves in (b), corresponding to the BG mode under various VTG, 
and circular symbols are extracted from curves in (c), corresponding to the TG mode under various 
VBG. (e) A cross-sectional view of the contact region when operated under BG mode with VTG<0 V 
(left), and the corresponding energy band diagrams for BG modulation (upper right) and equivalent 
circuit diagram (lower right). (f) A cross-sectional view of the contact region when operated under TG 
mode with VBG<0 V (left), and the corresponding energy band diagrams for TG modulation (upper 
right) and equivalent circuit diagram (lower right). The solid and dashed lines in the band diagrams 
correspond to the negative and positive gate voltages, respectively.
 
More detailed BG transfer characteristics with varying VTG values were extracted from Figure 2a 
is shown in Figure 2b. This figure illustrates that the MoS2 FET under BG mode exhibits a typical n-
type FET transfer characteristics curves and large VTH modulation from −3.3 to +2 V when VTG is 
swept from +2 to −4 V (see Supplementary Figure S8a). Despite the large VTH modulation, the ION/IOFF 
remains nearly insensitive to changes in VTG (Figure S8b). To compare the gate tuning efficiency 
between BG and TG, the TG transfer characteristics at various VBG values were also extracted and are 
  
shown in Figure 2c. These transfer curves show a more sub-linear behavior, as compared with those 
of BG mode. In other words, the ON-state ID under TG mode is easy to saturate, and VTH shifts from 
−3.3 to +1.3 V when VBG drops from +2 to −4 V (see Supplementary Figure S9a). This modulation of 
VTH for the TG is smaller than what was observed in the transfer curves for the BG. Furthermore, the 
ION/IOFF values for the TG show a strong dependence on VBG (Figure S9b). In order to further compare 
the difference between BG and TG mode, the field-effect mobility µFE and SS values are extracted 
from Figure 2b-c, and shown in Figure 2d. µFE is calculated by the formula of 𝐹𝐸 =
𝑑𝐼𝐷
𝑑𝑉𝐺
×
𝐿
𝑊𝐶𝑜𝑥𝑉𝐷
,31 
where L and W are the channel length and width, respectively, Cox is the capacitance of the gate oxide. 
It is noteworthy that µFE extracted from the BG mode is nearly independent of VTG (about 18 cm2/V·s); 
nevertheless, the µFE extracted from the TG mode increases from 1 to 25 cm2/V·s as VBG increases 
from -4 to 1 V, mainly because VBG can also modulate Rc.32-33 
The DG structure also influences the value of SS. We then perform further analysis by focusing 
on the contact regions, as shown in Figure 2e-f. For the case of BG operation, when VTG<0, the top 
layer of MoS2 is depleted and the electron injection path can be either from point ‘A’ to ‘B’ or from 
‘C’ to ‘B’, then into the MoS2 channel (Figure 2e left). This also results in an extra ‘plateau’ shown in 
the upper-right of Figure 2e, and the corresponding equivalent circuit diagram is shown in the lower-
right of Figure 2e. For the case of TG operation, when VBG<0, most electrons are injected from point 
‘A’ to the MoS2 channel to form an optimized path with lowest resistance (Figure 2f left), similar to 
that of a conventional MOSFET. The corresponding energy band diagram and equivalent circuit 
diagram of TG mode are shown in the right of Figure 2f. In this case, the top contacted source/drain 
electrodes fix the Fermi level of the MoS2 and screen the electrical field from the TG,34 so SS only 
depends on the TG control to the channel MoS2, leading to a smaller SS compared with that of BG 
  
mode. It is indeed confirmed in Figure 2d, where the SS extracted from the TG mode (SS~100 mV/dec) 
is smaller than that of the BG mode (SS~130 mV/dec), when the control VG (VBG in the case of TG 
mode, and vice versa) is negatively applied (from -4 to -2 V). However, when the control VG is large 
enough to turn on the opposite surface of the channel, it provides an extra path for the current and thus 
SS starts to increase. In Figure 2d, it is also noteworthy that the degradation of SS for TG mode begins 
when VBG ~ -2.0 V, earlier than that of the BG mode (VTG ~ -1.0 V), which is mainly due to the VBG 
dependent Rc, as discussed above. Therefore, we can conclude that the BG mode provides a larger 
working current which is suitable for high-speed application; while the TG mode provides a steep 
switching for low power electronics. 
 
 
Figure 3. (a) An optical microscopic image of an as-fabricated integrated inverter circuit based on two 
monolayer MoS2 DG-FETs connected in series. Scale bar is 10 µm. (b) Voltage transfer characteristics 
VOUT-VIN (solid line) for the DG MoS2 inverter in the BG and DG modes. The corresponding 
dependence of the inverter gain on VIN is also shown using short dashed lines. (c) Voltage transfer 
(solid line) and gain (short dashed lined) characteristics of the DG MoS2 inverter modulated by varying 
VTG. (d) The schematic electrical connection of the logic inverter in the SG (left) and DG modes (right). 
(e) Comparison of pulse response in the SG (upper panel) and DG (lower panel) modes. The black and 
red lines show the input and output signals, respectively. 
  
 
Based on these advantages of the DG architecture for use with MoS2, we proceed to pursue its 
practical application in logic circuits by fabricating a logic inverter. One MoS2 DG-FET was used as a 
switch element, as shown in Figure 3a. To illustrate the VOUT-VIN voltage transfer characteristics (VTC) 
in the BG and DG modes, a 100 MΩ resistor load was used for a simple comparison, as shown in Fig. 
3b. When the logic inverter operates in the BG mode, i.e., VBG acts as the input voltage and VTG = 0 V, 
the switching threshold voltage is −3 V and the inverter gain (reciprocal of dVOUT/dVIN) is 
approximately 3. Meanwhile, the switching threshold voltage in the DG mode increases up to −1 V 
and the gain nearly doubles (~5.3), which indicates that better performance can be realized in the DG 
mode. We also explore the inverter VTC in the DG mode by tuning the driving voltage VDD from 0.5 
to 3 V (see Supplementary Figure S10). Larger gain (~10) is obtained when VDD increases to 3 V. The 
VTG-dependent output characteristics are also shown in Figure 3c. The VTC transition voltage VT of 
the inverter can be tuned from −0.5 to −3.8 V with stable gain (~ 3.5) as VTG increases from −4 to +1 
V, indicating that VT can be controlled separately using one gate in the DG MoS2 inverter, providing 
more flexibility in applications requiring low power consumption. 
We also tested a depletion-load inverter based on two MoS2 DG-FETs connected in series, as 
shown in Figure 3d. The response from the inverter circuit was measured with VDD=1 V while driven 
with a 10 kHz square wave input signal in SG and DG modes, as shown in Figure 3e. Although the 
average propagation delay time (𝑃) in the DG mode slightly exceeds 1.5 µs, which is rather limited 
due to parasitic capacitance from the D/S region, it is still much greater than the 𝑃 value for the SG 
inverter (7.5 µs), confirming that the DG structure is better suited for realizing high-speed applications. 
For DRAM applications, the OFF state and leakage currents affect the memory retention time which 
  
is an important factor for low-power operation. Our MoS2 DG-FET can be further used in memory 
devices due to its excellent electrostatic control of the channel current. For a preliminary demonstration, 
a 1T1C DRAM unit cell was fabricated on a sapphire substrate, as shown in Figure 4a. In this circuit, 
a metal-insulator-metal (MIM) capacitor with a total capacitance of 102 pF was formed and integrated 
with a 3-nm-thick MoS2 DG-FET (see Supplementary Figure S11 for more details). The response from 
the 1T1C cell was measured using an AC measurement technique (see Methods and Supplementary 
Figure S12) similar to that used in conventional DRAM arrays.35-36 We then focus on the retention 
time, which determines the refresh rate and DRAM power consumption. Figure 4c and f show 
schematic circuits for the TG and DG modes, respectively. The corresponding pulse sequence was 
measured with an oscilloscope, and the pulse sequence is shown in Figure 4d-e and Figure 4g-h, 
respectively. During the write operation, one electrode was connected to the MoS2 DG-FET and acted 
as the bit line (BL) while VBL switched from 0 to 1 V. This action simultaneously triggers the word line 
(WL) voltage VWL, which is applied to either the TG/BG or DG electrode. The applied VWL bias 
switches from −3 to +3 V, where −3 V is the bias in the retention (hold) mode for the memory cell. 
During the write operation, the MoS2 DG-FET is in the ON-state, thus the capacitor is charged by VBL. 
The write rate is faster under the DG mode due to better channel control. To read the data, the voltage 
drop on the storage-node capacitor is compared with one-half of VBL (0.5 V in this case), and the 
amount of stored charge is determined by the sign and value of the current through the capacitor. While 
the capacitor discharges, the read operation results in a negative current spike, i.e., the current changes 
direction. This is observed in both Figure 4d and g when a hold time tHOLD = 10 ms is applied. However, 
when tHOLD ~ 700 ms, the sign of the current remains the same in the TG mode (Figure 4e). This 
indicates that slow charge leakage from the storage node primarily occurs because ION/IOFF for the 
  
MoS2-FET in the TG mode is limited, thus the voltage across the capacitor drops below 0.5 V applied 
to the bit line. In the DG mode, thanks to the superior electrostatic control over the channel current, 
the subthreshold leakage is much smaller than that in the TG mode, leading to a longer retention time 
(Figure 4h). 
 
 
  
Figure 4. A 1T1C DRAM unit cell based on one MoS2 DG-FET and one parallel-plate capacitor. (a) 
Optical micrograph of a 1T1C cell consisting of a ~3 nm MoS2 DG-FET and a MIM capacitor on a 
sapphire substrate. The upper left image shows the fabrication step after a MoS2 flake is transferred to 
the buried BG. (b) Schematic illustration of the operation of a DRAM cell with input and output signals. 
(c) Circuit of the DRAM cell in the TG mode. The internal resistance of the oscilloscope R is not part 
of the memory cell and is used to read the current flow during reading and writing operations. (d) 
DRAM operation with 10 ms hold time. The red and purple waves are applied to the bit and word lines, 
respectively, and the output current (extracted from the voltage across R) is shown in the black curve. 
(e) The same measurements as those in (d), but with 700 ms hold time. After such delay, the readout 
current has the same sign as that of the write pulse, indicating that the stored charge has been lost. (f) 
DRAM cell in the DG mode. (g-h) Corresponding memory operation with 10 ms and 700 ms hold 
times, respectively. (i) Readout current in the TG mode with hold time varying 300 to 800 ms in 100 
ms increments. (j) Readout current in the DG mode with hold time varying from 600 to 3500 ms. (k) 
Calculated retained charge as a function of hold time in the TG (red) and DG modes (black) in our 
DRAM cell. 
 
To further characterize the retention time ret, automated measurements were gathered, where write 
and read pulses were applied in succession while the hold time (i.e., the interval between write and 
read pulses) was varied. Figure 4i shows the current evolution measured during a read operation in the 
TG mode, clearly illustrating that the current changes direction when ret ranges from 500 to 600 ms. 
However, according to Figure 4j, ret for the DG mode lasts more than 1000 ms. The remaining amount 
of charge QREAD at the start of a read operation is calculated by integrating the current from the 
beginning to the end of a read cycle over time, and the retention time ret is defined as the interval time 
over which QREAD = 0. Figure 4k shows QREAD as a function of tHOLD in the TG and DG modes. One 
can clearly see that the TG mode provides a larger QREAD value for a given tHOLD value. ret ≈ 540 ms 
in the TG mode, which is more than two times of the reference (ret = 251 ms),37 while ret ≈ 1260 ms 
in the DG mode. This ret in the DG mode is approximately 20 times longer than the value in a silicon-
based DRAM cell.38 These results suggest that a DG MoS2-FET has a potential application for memory 
devices. 
These samples based on exfoliated MoS2 sheets exhibit excellent device performance. However, 
  
devices based on wafer-scale homogeneous films are highly desired for use in practical applications. 
Therefore, a batch-fabricated isolated 81 MoS2 DG-FETs with L=10 m and W=40 m were also 
obtained based on CVD-grown MoS2 film to demonstrate large-scale integration of our DG 
architecture for 2D-TMDs, as shown in Figure 5a. The wafer-scale vacuum stacking technique was 
used to form a desired number of ML-MoS2 layers, which were transferred to the target substrate.39-40 
The synthesis and fabrication details are illustrated in Supplementary Figure S13-S15. Figure 5b shows 
measured BG, TG, and DG mode transfer characteristics based on the wafer-scale monolayer and 
transferred bilayer MoS2 films (output curves see Figure S16). The cumulative transfer curves for 8 
monolayer and 7 bilayer MoS2 DG-FETs are displayed in Figure S17. The device uniformity is 
unsatisfactory, which is probably due to the inhomogeneity of the MoS2 film and the contamination 
introduced by the film transfer process. In order to compare the performance of monolayer and bilayer 
MoS2 DG-FETs, we present statistical comparison of ION, ION/IOFF, SS and FE of these devices, as 
shown in Figure 5c and d. Similar to the results from the exfoliated samples, smaller SS and larger ION 
and ION/IOFF were achieved under the DG mode than those under the SG mode. In addition, average 
ION of bilayer MoS2 DG-FETs in DG mode is about 9 times higher than that of monolayer, and ION/IOFF 
of bilayer MoS2 DG-FETs in DG mode is 2.2×106, even larger than that of monolayer (1.1×106). Both 
bilayer and monolayer devices show similar SS (446~475 mV/dec), but the FE of bilayer devices under 
DG mode is much larger than that of monolayer. More importantly, current measurements from wafer-
scale bilayer MoS2 films are already competitive to those from the exfoliated samples, while there is 
still significant room for improving the quality of CVD MoS2, which shows great potential of our DG 
architecture to be used in practical device applications of 2D materials. 
 
  
 
Figure 5. (a) Photograph of a die with isolated 81 DG-FETs based on a CVD grown MoS2 bilayer film. 
The inset shows a magnified optical microscope image of a single MoS2 DG-FET. (b) Room 
temperature transfer characteristics as functions of VBG, VTG, and VDG with VD = 0.1 V for a typical 
monolayer and bilayer MoS2 DG-FETs shown in (a). (c) Comparison of ION (left), ION/IOFF (right) for 
7~8 DG-FETs based on monolayer and bilayer MoS2. (d) SS and FE of the monolayer and bilayer 
MoS2 DG-FETs operating in DG mode. 
 
3. CONCLUSIONS 
We extensively investigated a symmetric DG architecture for MoS2 FETs. Compared with the SG 
MoS2 FET, the primary advantages of the DG structure can be summarized as follows. First, such a 
structure provides independent control of VTH by separately tuning BG and TG. Second, a large output 
current was observed for MoS2 films with thickness ranging from 1 to 5 nm, and SS is approximately 
<100 mV/dec with a large ION/IOFF ratio of >10
7; these values are competitive to the best SOI devices. 
Although such symmetric DG structure leads to the increment of complexity of the device integration 
and integrated circuit, it illustrates a new paradigm for 2D-TMDs based devices as it takes advantage 
of their ultrathin nature and provides an extra gate for flexible control of device performance and 
  
circuit operation. Finally to demonstrate the low power device application, a logic inverter with tunable 
gain and VT, and a 1T1C DRAM cell with ultra-long retention time were fabricated based on the MoS2 
DG-FETs. Such device architecture can also be extended to other 2D materials. 
4. EXPERIMENTAL SECTION 
Fabrication of the MoS2 DG-FET. The device fabrication begins by patterning a local bottom gate 
by photolithography on a heavily p-type doped Si substrate with 300 nm SiO2 or sapphire substrate. 
Then CF4+Ar plasma etching is used to obtain a 30 nm deep trench. 5 nm/25 nm of Ti/Au are then 
deposited by e-beam evaporation as a bottom gate. Subsequently, the high-k dielectric HfO2 on the 
bottom gate is deposited by atomic layer deposition (ALD, MNT-100-4). During the ALD process, 
tetrakis (ethyl-methylamido) hafnium reacts at 180 °C with H2O to form 15 nm HfO2. MoS2 flakes 
were first mechanically exfoliated from a 300 nm SiO2/Si substrate by the classical scotch-tape 
technique41 and then dry transferred to the as-fabricated bottom gate. 5 nm Ti/30 nm Au contacts are 
then defined on the MoS2 sheets via electron beam lithography, evaporation and lift off. After lift-off 
in acetone, the device was annealed at 200 °C in a high vacuum furnace for 2 h to remove resist residue 
and to decrease contact resistance. And 2 nm Y layer was deposited by e-beam evaporation and then 
oxidized in oxygen furnace as a seed layer for subsequent ALD deposition of 15 nm HfO2 and 5 nm 
Ti/40 nm Au of gate electrode onto the channel to form the top gate. 
Characterization and Electrical Measurements. The thickness of MoS2 is measured using an AFM 
(Dimension Edge, Bruker, USA) and Raman spectra (inVia Ranman Microscope, Renishaw, UK). All 
of the device, inverter and memory cell characterization are performed under air at room temperature. 
Capacitance-voltage characteristics are measured with a KEYSIGHT E4990A Impedance Analyzer. 
  
Electrical characterizations are carried out with current-voltage measurements (Agilent, 
Semiconductor Characterization System B1500a).   
Fabrication and Characterization of the DRAM Cell. In order to avoid some unexpected coupling 
capacitance, there is a non-overlapped region between the gate and the channel region. The L and W 
of this MoS2 DG-FET are 8 m and 11 m, respectively. The capacitor has an area of 100×100 m2, 
the HfO2 thickness is 15 nm and the dielectric constant is 17 for HfO2, thus the total capacitance is 102 
pF. A multichannel pulse generator is used for data writing and reading. The voltage pulses on BL and 
WL are synchronized so that VBL is raised 500 s earlier, and decays 500 s later than the VWL. The 
duration of the WL pulse is long enough to ensure that the capacitor is fully charged. For the pulsed 
AC measurements, a KEYSIGHT 33600A series waveform generator is utilized. Both the input and 
output waveform data are monitored with a RIGOL DS1054Z digital oscilloscope. All the testing 
channels and the circuit shared a common ground terminal. 
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Figure Captions 
 
 
 
Figure 1. (a) Three-dimensional schematic of a MoS2 DG-FET. (b) Optical image of an as-fabricated 
monolayer MoS2 DG-FET. The scale bar is 10 μm. (c-d) Capacitance-voltage curves (below) and 
measurement connection (above) in the TG- and BG modes. (e) ID-VD output curves with forward and 
backward sweep for various applied VBG (left), VTG (middle), and VDG (right) values (all range from 
−3 to 4 V with 1 V increments). The thickness of MoS2 is nearly 1 nm. (f) ID-VG transfer curves by 
forward and backward sweeping VBG, VTG, and VDG with VD=0.1 V. (g) SS extracted from the BG (black 
hollow squares), TG (red hollow circles), and DG (blue solid circles) transfer curves for MoS2 with 
different thicknesses. The dashed line is 60 mV/dec and the blue line is the fitting result. (h) 
Dependence of ION/IOFF in DG-FETs on the thickness of MoS2. 
 
 
 
 
Figure 2. Electrical characteristics of a monolayer MoS2 DG-FET. (a) 2D mapping of ID as functions 
of VTG and VBG at a constant VD = 0.1 V. (b) BG Transfer characteristics with VTG ranging from −4 to 
2 V in 1 V increments. (c) TG transfer characteristics with VBG ranging from −4 to 0 V in 0.5 V 
increments. (d) The extracted µFE (black symbols) and SS (red symbols) operated under the two modes. 
Square symbols are extracted from curves in (b), corresponding to the BG mode under various VTG, 
and circular symbols are extracted from curves in (c), corresponding to the TG mode under various 
VBG. (e) A cross-sectional view of the contact region when operated under BG mode with VTG<0 V 
(left), and the corresponding energy band diagrams for BG modulation (upper right) and equivalent 
circuit diagram (lower right). (f) A cross-sectional view of the contact region when operated under TG 
mode with VBG<0 V (left), and the corresponding energy band diagrams for TG modulation (upper 
right) and equivalent circuit diagram (lower right). The solid and dashed lines in the band diagrams 
correspond to the negative and positive gate voltages, respectively.
 
 
 
 
 
  
Figure 3. (a) An optical microscopic image of an as-fabricated integrated inverter circuit based on two 
monolayer MoS2 DG-FETs connected in series. Scale bar is 10 µm. (b) Voltage transfer characteristics 
VOUT-VIN (solid line) for the DG MoS2 inverter in the BG and DG modes. The corresponding 
dependence of the inverter gain on VIN is also shown using short dashed lines. (c) Voltage transfer 
(solid line) and gain (short dashed lined) characteristics of the DG MoS2 inverter modulated by varying 
VTG. (d) The schematic electrical connection of the logic inverter in the SG (left) and DG modes (right). 
(e) Comparison of pulse response in the SG (upper panel) and DG (lower panel) modes. The black and 
red lines show the input and output signals, respectively. 
 
 
 
 
Figure 4. A 1T1C DRAM unit cell based on one MoS2 DG-FET and one parallel-plate capacitor. (a) 
Optical micrograph of a 1T1C cell consisting of a ~3 nm MoS2 DG-FET and a MIM capacitor on a 
sapphire substrate. The upper left image shows the fabrication step after a MoS2 flake is transferred to 
the buried BG. (b) Schematic illustration of the operation of a DRAM cell with input and output signals. 
(c) Circuit of the DRAM cell in the TG mode. The internal resistance of the oscilloscope R is not part 
of the memory cell and is used to read the current flow during reading and writing operations. (d) 
DRAM operation with 10 ms hold time. The red and purple waves are applied to the bit and word lines, 
respectively, and the output current (extracted from the voltage across R) is shown in the black curve. 
(e) The same measurements as those in (d), but with 700 ms hold time. After such delay, the readout 
current has the same sign as that of the write pulse, indicating that the stored charge has been lost. (f) 
DRAM cell in the DG mode. (g-h) Corresponding memory operation with 10 ms and 700 ms hold 
times, respectively. (i) Readout current in the TG mode with hold time varying 300 to 800 ms in 100 
ms increments. (j) Readout current in the DG mode with hold time varying from 600 to 3500 ms. (k) 
Calculated retained charge as a function of hold time in the TG (red) and DG modes (black) in our 
DRAM cell. 
 
 
 
Figure 5. (a) Photograph of a die with isolated 81 DG-FETs based on a CVD grown MoS2 bilayer film. 
The inset shows a magnified optical microscope image of a single MoS2 DG-FET. (b) Room 
temperature transfer characteristics as functions of VBG, VTG, and VDG with VD = 0.1 V for a typical 
monolayer and bilayer MoS2 DG-FETs shown in (a). (c) Comparison of ION (left), ION/IOFF (right) for 
7~8 DG-FETs based on monolayer and bilayer MoS2. (d) SS and FE of the monolayer and bilayer 
MoS2 DG-FETs operating in DG mode. 
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